Abstract-This paper presents the architecture, design and implementation of a 16 point FFT processor for a high speed Wireless Local Area Network. The 110,000-transistor chip is implemented in 0.6pm TLM CMOS, operates worst case at 50 MHz at a supply voltage of 2.5 volts, and consumes 80 mW.
[5] and was originally described by Despain [6] . The 16 point transform is decomposed into two sets of 4-point transforms separated by a phase rotation of W I~~, which are further decomposed into 2-point transforms separated by phase rotations of Wfk. This reduces the number of complex multipliers to one, the 90" phase rotators being relatively straightforward to implement.
IV. DESIGN METHODOLOGY
The FFT chip was implemented using a new, high productivity design flow that permits the creation of high performance layouts automatically from a Verilog structural netlist [7] [8] [9] . This flow based on CADENCE tools and custom software written at Macquarie has the following key points:
The CADENCE SmartPath tool allows automatic generation of high performance, high density and low power datapaths from the Verilog design level (and include synthesized control logic). The FFT module architecture is shown in Figure 2 .
V. IMPLEMENTATION
The chip was implemented in the HP14 0.6pm three level metal CMOS process through the MOSIS service. The core area is 3mm by 3mm with an overall chip size of 3.5" by 3.5". The die contains 110,000 transistors. The chip is packaged in a 64-pin ceramic PGA. Clocking is via a single level of buffering with clock buffers on all datapath registers. The chip dissipates 8OmW operating at 5OMHz and 2.45 volts. As this represents one of the two significant computational blocks in the decoder, we can safely say that at 50 MHz and in a process that is a generation behind current CMOS 0.35pm technology, the power consumption of the DSP portion of a multitone modem is relatively small. This is much less than an equivalent equalizer based strategy.
VI. CONCLUSIONS
We have presented the architecture and design of a low power 50 MHz FFT chip for a 50 Mbs WLAN modem. The chip was fabricated and was fully functional at rated speed at 2.5 volts. This chip served to validate and calibrate a new design methodology which enables the rapid capture of high performance digital blocks and the automated design of small, low power layouts by people who are not primarily chip designers.
